Figure 16: ESD Signal Integrity Check